

PATENT APPLICATION

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

Yasurou MATSUZAKI et al.

Atty. Dck. No. 100353-00079

Date: September 21, 2001

Serial No.: Not Yet Assigned

Examiner: Unknown

Filed: Concurrently Herewith

Art Unit: Unknown

For: SEMICONDUCTOR APPARATUS HAVING A LARGE-SIZE BUS CONNECTION

INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents Washington, D.C. 20231

Sir:

otherv reque applic	y direct vise ind sted tha ation, a	ant to 37 CFR §1.56, the attention of the Patent and Trademark Office is ed to the information item(s) listed on the attached PTO-1449. Unless licated herein, one copy of each item(s) is attached. It is respectfully at the information be expressly considered during the prosecution of this and that the item(s) be made of record therein and appear among the Cited" on any patent to issue therefrom.
	merits	This Information Disclosure Statement is being filed (a) within three months U.S. filing date, OR (b) before the mailing date of a first Office Action on the in the present application, OR (c) accompanies a Request for Continued nation. No certification or fee is required.
		This Information Disclosure Statement is being filed more than three months ne U.S. filing date AND after the mailing date of the first Office Action on the , but before the mailing date of a Final Rejection or Notice of Allowance.
		a. I hereby certify that each item of information contained in this Information Disclosure Statement was first cited in a communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of this Information Disclosure Statement. 37 CFR §1.97(e)(1).
		b. I hereby certify that no item of information in this Information Disclosure Statement was cited in a communication from a foreign patent office in a counterpart foreign application or, to my knowledge after making reasonable inquiry, was known to any individual designated in 37 CFR §1.56(c) more than three months prior to the filing of this Information Disclosure Statement. 37 CFR §1.97(e)(2).
		c. A check in the amount of \$180.00 in payment of the fee under 37 CFR §1.17(p). Please charge any fee deficiency or credit any overpayment to Deposit Account No. 01-2300 as needed to ensure consideration of the disclosed information.



3. This Information Disclosure Statement is being filed more than three months after the U.S. filing date and after the mailing date of a Final Rejection or Notice of Allowance, but before payment of the Issue Fee. Applicant(s) hereby petition(s) that the Information Disclosure Statement be considered. Attached is our check in the amount of \$180.00 in payment of the petition fee under 37 CFR §1.17(i)(1). Please charge any fee deficiency or credit any overpayment to Deposit Account No. 01-2300 as needed to ensure consideration of the disclosed information.		
	a. I hereby certify that each item of information contained in this Information Disclosure Statement was first cited in a communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of this Information Disclosure Statement. 37 CFR §1.97(e)(1).	
	b. I hereby certify that no item of information in this Information Disclosure Statement was cited in a communication from a foreign patent office in a counterpart foreign application or, to my knowledge after making reasonable inquiry, was known to any individual designated in 37 CFR §1.56(c) more than three months prior to the filing of this Information Disclosure Statement. 37 CFR §1.97(e)(2).	
4. attach	An English-language Abstract of the non-English language reference is ed hereto.	

Respectfully submitted,

Charles . Marmelstein Registration No. 25,895

Customer No. 004372 ARENT FOX KINTNER PLOTKIN & KAHN, PLLC 1050 Connecticut Avenue, N.W., Suite 400 Washington, D.C. 20036-5339 Tel: (202) 857-6000 Fax: (202) 638-4810 CMM/aam

INFORMATION DISCLOSURE STATEMENT

Japanese Laid-Open Patent Application No. 10-289976 (corresponding to U.S. patent application No. 08/838536) discloses a multi-chip module having a substrate and IC chips supported on the substrate. The IC chips includes a first IC chip and a second IC chip, the first IC chip having a signal conductor interconnecting a first circuit portion and a second circuit portion. An interconnection device is provided to connect the signal conductor of the first IC chip directly to the second IC chip, and to bypass the second circuit portion of the first IC chip. It is believed that the above document does not disclose the large-size bus connection of the applicant's claimed invention.